ABSTRACT In this paper, an analytical design space of power amplifiers (PAs) including the Class-A/B/J continuum for dynamic load modulation (DLM) at the current generator plane (CGP) is proposed based on the theory of load modulated (LM) continuous Class-B/J PAs. By introducing a biasing operation factor ρ, the theory of DLM PAs provides an analytical design space for all the operation modes from Class-B/J mode to Class-A mode. The analytical design space of DLM PAs shows that high efficiency is maintained at a large dynamic range of output power back-off (OPBO) with a purely resistive load modulation at the CGP when Class-B/J mode is performed. For deep Class-AB mode, the analytical design space of the DLM PAs shows that a combination of resistive and reactive load modulation at the CGP is used to maintain the high efficiency at the OPBO. The effectiveness of the proposed analytical design space is validated by load-pull measurements of a bare-chip gallium nitride (GaN) device.
I. INTRODUCTION
Increasing wideband high-speed data requirement of fourth generation mobile communication system (4G) and beyond communication systems highlight power amplifiers (PAs) in energy-efficient transmitters. There is a growing interest in PAs with high efficiency at an extensive dynamic range of output power back-off (OPBO) because high peak to average power ratio (PAPR) signal usually force PAs to operate at an extensive OPBO with low efficiency [1] - [14] . Various efficiency enhancement techniques have been proposed to solve the issue that RF transmitters amplify high PAPR signal with poor efficiency, such as Doherty [1] , envelope tracking (ET) [2] , out-phasing [3] , pulsed load modulation (PLM) [4] and load modulated balanced amplifier (LMBA) [5] . As an
The associate editor coordinating the review of this manuscript and approving it for publication was Xiu Yin Zhang. alternative to the above techniques, dynamic load modulation (DLM) technique has been developed in recent years, and a possible solution is to improve the back-off efficiency using varactor-based tunable matching network [6] - [14] .
Varactor-based DLM PAs dynamically regulate the control voltage of varactors in real time with an input signal envelope to provide optimal load impedances at OPBO. To clarify the main contribution in this work, the reported DLM PAs are presented in Table 1 . In [6] - [8] , varactor-based and LDMOS (laterally diffused metal oxide semiconductor)-based tunable matching networks are designed based on a load impedance trajectory obtained by load-pull transistor characterization data. The load impedance trajectory is acquired after plenty of emulation experiment, and no analytical design space is provided. In [9] - [11] , the authors have drawn the contour plots of DLM Class-J PA's design space with the aid of simulation software. The proposed design space in [9] - [11] is short of analytical expressions and can be considered as ''semianalysis'' method. To obtain the analytical design space of DLM PAs, it is better to perform the theory analysis at the current generator plane (CGP) [12] - [14] , not at the extrinsic plane (EP) or package plane [6] - [11] . The optimal load impedances of load modulated (LM) Class F −1 PAs are given at the CGP in [12] , but the proposed design space is validated with fixed input power, which is not suitable for DLM PAs with ever-changing modulated driven signals. In [13] , [14] , an equation-based solution is proposed to acquire the analytical design space of LM continuous Class-B/J PAs. However, an ideal device output capacitor C out is used, and the impact of C out on the drain-source voltage V DS is out of consideration. In our reported work, the impact of C out on V DS is taken into account by adding a driven level factor β as the product-term of design empirical parameter α in [15, eq. (5) ]. However, no explanation is given. In this work, the theory of LM continuous Class-B/J PAs is expanded into a new theory of DLM PAs, which gives an analytical design space including the Class-A/B/J continuum. Besides, the introduced design parameter Y in (11) can explain the V DS expression in [15, eq. (5) ].
This paper is organized as follows: Section II introduces the load-line theory. Section III is focused on the theory analysis of DLM PAs. In Section IV, the proposed theory is discussed. Section V validates the proposed analytical design space by load-pull measurements. Conclusions are given in Section VI.
II. LOAD-LINE THEORY
The roots of load-line theory can date back to Cripps's work, known as Cripps load-line model [16] , [17] . In Cripps' model, the transition of a FET transistor from the saturation region to the triode region is assumed to be abrupt with constant knee voltage. However, this assumption leads to a poor prediction on the PA efficiency load-pull contours, particularly in the OPBO range. In [9] - [14] , unreasonable efficiency is predicted based on the Cripps load-line model. For DLM PAs, it is crucial to predict the efficiency when the output power is back-off. The knee voltage effects have been effectively utilized to improve the back-off efficiency of the Doherty architecture transmitter [18] . To one's delight, the Pedro loadline model is capable of estimating both the PA's efficiency and output power load-pull contours, which assumes that FET channel resistance R on is a constant value and makes a linear knee voltage model, V knee = R * on I p , for knee voltage effects [19] , [20] . I p is the peak value of drain-source current. Compared with Cripps' model, Pedro's model predicts more accurate efficiency contours in the OPBO region [19] , [20] . Hence, the Pedro load-line model is used to derive the analytical design space of DLM PAs.
III. THEORY ANALYSIS OF DLM PAS
The analytical design space of DLM PAs including the Class-A/B/J continuum is derived by introducing a biasing operation factor ρ into LM continuous Class-B/J PA theory. The schematic circuit of continuous Class-B/J PAs is given in Fig. 1 . Here, some assumptions are used. The transconductance g m of RF power transistor is assumed to be constant over the OPBO range under load modulation. The load impedance Z L at the EP is defined as Z L = R L + j * X L @ω 0 , ω 0 is the fundamental angular frequency, and higher harmonic load impedances of Z L are assumed to be infinite. The intrinsic load impedance Z int,F at the CGP is defined as Z int,F = R int,F + j * X int,F and n-order harmonic intrinsic load impedances (n ≥ 2) are provided by C out . Due to constant g m , the relational graph between the intrinsic drain-source current i DS and input driven signal V GS is shown in Fig. 2 . V T is the pinch-off voltage. V gs0 is the gate quiescent bias voltage. I max is the maximum drain-source current, which is considered as the drain-source current limitation for longterm and reliable operation. β is assumed as the driven level factor (0 ≤ β ≤ 1), and V m is the amplitude of maximum input driven signal V GS , which corresponds to the maximum drain-source current I max . Then, we can get
The sinusoidal input driven signal at the gate of RF power transistor in Fig. 2 is given as
In Fig. 2 , when V gs0 -V T ≥ 0, i DS is clipped. According to the thermal considerations and reliability in the saturated region, V GS should not exceed V φ . Then, i DS is given by
The conduction angle θ 0 can be directly derived from Fig. 2 and is expressed as
The biasing operation factor ρ is defined as (5) with the interval [0, 1]. For example, ρ = 0 corresponds to Class-B/J mode and ρ = 1 corresponds to Class-A mode [21] .
Then, the conduction angle θ 0 is derived as
According to (6) , ρ is less than β to guarantee the valid definition of θ 0 . Then, i DS is obtained as
where θ 0 is from π/2 to π. The DC, fundamental, and harmonic components of i DS are calculated using Fourier series expansion on (7) .
The gate quiescent bias voltage has a noticeable effect on the second harmonic generation of V DS [17] . ρ is introduced to control the generated second harmonic components. For the ''continuous mode'' concept, the term ''1-α * sinθ'' is used to generate the second harmonic components [22] . In this work, a similar term ''1-Y * sinθ'' is used to define the generated second harmonic components. Considering the biasing operation factor ρ, the driven level factor β and the operating frequency f , the design parameter Y should be a function of ρ, β and f . To improve the accuracy of the proposed design space in [14] , the knee voltage effects of practical transistor are considered based on the Pedro load-line model [19] . According to the definition of continuous Class-B/J PA [22] , V DS should be kept above zero to avoid strong non-linearity. A family of extended intrinsic drain-source voltage waveforms developed from continuous Class-B/J PA theory is given by (11) where V knee = βR on I max (12) In (12), Res(nθ) is the higher harmonic voltage components generated by C out . Based on (7)- (12), the fundamental and second harmonic load impedances at the CGP are derived as
Considering that Z int,2H is only provided by C out , the n-order harmonic impedances of DLM PAs are defined as (15) Let (14) is equal to (15) , Y is derived as
The optimum load impedance R Bopt at Class-B mode is defined as R Bopt = 2 * (V DC -β * R * on I max )/I max . Based on (13), the optimum load impedance R opt of DLM PAs is derived as
The normalized C out reactance, X Cout /R Bopt , is defined as N XCout . Then, equation (13) is revised as
Finally, based on N XCout and (6), Y is derived as (19) . It should be noted that ρ is less than or equal to β, the range of ρ and β is from 0 to 1, and N XCout is a function of the operating frequency f .
The DC power (P DC ), output power (P out ), and drain efficiency (η) can be given by
In particular, for Class-B/J mode (ρ = 0), the non-null drain quiescent current I dsq should be considered due to the soft turn-on characteristic of practical transistor (R on = 0 Ohm) [19] , [20] . Then, the DC component I DC is calculated as (23) based on the equation of soft turn-on characteristic in [19] . Therefore, the drain efficiency in (22) is updated as (24) . (24) where χ (I dsq ) is the second term of (23) .
For the general case (ρ = 0, R on = 0 Ohm) of practical transistor from deep Class-AB mode to Class-A mode and the general case of ideal transistor (0 ≤ ρ ≤ 1, R on = 0 Ohm), we consider two cases: Firstly, when load modulation is considered, the intrinsic load impedances should meet (13) and (14) . The drain efficiency η LM under load modulation is derived as (25) . Secondly, under the conventional operation without load modulation, the conventional drain efficiency η C is calculated as (26) . Furthermore, under the linear operation, β has an exponential relationship with OPBO: β = 10 −OPBO/20 [23] . The relationships between the drain efficiency and OPBO with/without load modulation are obtained based on (25) and (26) .
IV. DISCUSSION ON THE PROPOSED THEORY OF DLM PAS
To validate the analytical design space in (13) and (14), we need to analyze the theory of DLM PAs from the view of drain-source voltage waveforms with the help of MATLAB software. The current i C flowing through C out in Fig. 1 can be obtained using Kirchhoff's current law. (27) where the load current i L is equal to I * L cos(θ + ϕ), and the range of ϕ is from -π to 0. I L and ϕ are the amplitude and phase of i L , respectively. Furthermore, I L and ϕ can be determined by the extrinsic load impedance Z L under the given values of β and ρ, and vice versa. Then, the intrinsic drain-source voltage V DS can be solved as (28) , as shown at the bottom of this page, in which I DC is defined as (8) . It should be noted that a solution of Z L or i L is considered valid when min(V DS (θ )) ≥ V knee . After a complex operation, Z L is deduced as (30), as shown at the bottom of this page. The drain efficiency (η) and normalized output power (P out /P max ) as a function of R int,F , X int,F and X Cout by sweeping β at the CGP are calculated based on (20) - (22) and (28)- (29), as shown at the bottom of this page. Here, we consider two cases to discuss the proposed theory.
A. SPECIAL CASE: CONTINUOUS CLASS-B/J MODE
For continuous Class-B/J mode, the conduction angle θ 0 is π/2 corresponding to ρ = 0. Then, Z int,F in (13) is derived as
To maintain the non-zero crossing drain-source voltage waveforms, an upper limit value of N XCout,UL exists at a given β. If the normalized C out reactance, N XCout , exceeds N XCout,UL , the maximum drain efficiency η max will drop below the drain efficiency calculated by (22) or (24) . One can limit Y in (19) to the interval [0, 1]. Then, N XCout,UL is obtained as
For example, when β = 1, N XCout,UL = 2.36, and when β = 0.8, N XCout,UL = 2.95. It can be seen that as β declines, N XCout,UL is increased, which is consistent with the results in [14] . The proposed design space in (13) and (14) can be calculated and drawn in Smith chart by sweeping β and N XCout when ρ = 0 and N XCout,UL = 2.36 for the case of V DC = 28 V, I max = 1.5 A, and R on = 2.67 Ohm. Equation (31) depicts that the purely resistive load modulation at the CGP is the optimal solution to maintain high efficiency as β declines, that is to say, at a large dynamic range of OPBO. As OPBO increases, the second harmonic load impedances Z int,2H in Fig. 3 can be almost kept as a constant value, which can reduce the handling on the second harmonic impedance of tunable output matching network. Due to the frequency-dependent N XCout and introduced ''continuous mode'' concept [24] , Fig. 3 indicates that the proposed analytical design space in (13) and (14) is suitable for wideband DLM PA design. Furthermore, it should be noted that zero value of N XCout is an ideal assumption of Class-B mode, which assumes that the fundamental reactance in (13) or (31) provided by C out and Z L respectively is offset and C out provides short circuit at n * f (n ≥ 2).
As an example, the bare-chip GaN device CGH60015D is utilized to analyze the proposed design space in Fig. 3 . The maximum drain-source current is 1.5 A. Based on the Pedro load-line model, the FET channel resistance R on is determined as 2.67 Ohm. Considering the non-null quiescent drain-source current I dsq in practical transistor, I dsq is calculated as 14 mA [15] . Then, based on (20)- (24) and (28)- (29), the color maps of proposed design space for GaN device CGH60015D when V DD = 28V, I max = 1.5 A, and N XCout = 2.0 @ f = 2.0 GHz are given in Fig. 4 . Meanwhile, the load impedance trajectory of continuous Class-B/J DLM PAs with N XCout = 2.0 based on (13) is provided. The load impedance trajectory based on [14] , marked as square symbols, is also given for comparison. In Fig. 4(b) , the optimal analytical solution based on (13), marked as circle symbols, can be observed. The yellow area shown in Fig. 4(b) can be considered as the infinite solutions of DLM PAs. Hence, the design space proposed in [13] , [14] is considered as the sub-optimal analytical solution.
B. GENERAL CASE: FROM CLASS-B MODE TO CLASS-A MODE
For the general case, the biasing operation factor ρ is varied from 0 to 1. According to the definition of conduction angle θ 0 in (6), θ 0 is changed with β when ρ = 0, as shown in Fig. 5 . It can be observed from Fig. 5 that the available value range of β is diminished gradually as the operation VOLUME 7, 2019 FIGURE 5. Conduction angle θ 0 as a function of the biasing operation factor ρ and the driven level factor β. mode is moved from Class-B mode (ρ = 0) to Class-A mode (ρ = 1). If DLM PAs operate at Class-A mode, no load modulation can be performed. Two examples based on the drain-source current (7) are given in Fig. 6 , in which β is declined from 1 to 0.4 with a step of 0.2. Fig. 6(a) shows that θ 0 is raised slightly as β is decreased in deep Class-AB mode (ρ = 0.2). Fig. 6(b) indicates that θ 0 is increased obviously from π/2 to π when β is varied from 1 to 0.4 in the Class-AB mode (ρ = 0.4). Hence, the capacity to maintain high drain efficiency is limited by the selected value of ρ.
In the above section, we know that N XCout,UL has an inversely proportional relationship with β. What's more, if the operation mode of DLM PAs is changed, N XCout,UL is varied accordingly. For an ideal power transistor, when β = 1 and no knee voltage effects (R on = 0 Ohm) are considered, the relationship between η max and N XCout at a given ρ is plotted in Fig. 7 . As ρ is increased, N XCout,UL is enlarged, which means that the operation bandwidth can be enhanced by adjusting the gate quiescent bias voltage. However, due to the minor variation of θ 0 when DLM PAs operate at deep Class-AB mode, the value of ρ in the interval [0, 0.2] is worthy studying. As an example, ρ is chosen as 0.2 to investigate the proposed design space. The proposed design space of an ideal power transistor based on (20)- (22) and (28)- (29) when N XCout = 2.86 and ρ = 0.2 is plotted in Fig. 8 . The results show that the available range of OPBO with high efficiency is limited at the cost of extension on N XCout,UL . Furthermore, the analytical solution based on (13) is also given in Fig. 8 , marked as the black line, which indicates that a combination of resistive and reactive load modulation at the CGP is used to maintain the high efficiency at OPBO. 
V. VALIDATION ON THE PROPOSED ANALYTICAL DESIGN SPACE BY LOAD-PULL MEASUREMENTS
As proof of concept, a passive Load Pull system shown in Fig. 9 was set up to measure the bare-chip GaN device CGH60015D. Through-Reflect-Line (TRL) calibration method is used for the device under test (DUT) deembedding. The measured plane is moved to Plane A and Plane B after TRL calibration. GaN device CGH60015D was mounted on an aluminum heat-sink. The equivalent inductor L bw of gold bond wires in Fig. 10 is 0.7 nH. The simplified equivalent circuit for the output of GaN device CGH60015D is shown in Fig. 10 . In practice, C out presents a strong nonlinear behavior at the low voltage across the capacitor [25] . To study the nonlinear behaviors of gate-drain capacitor C gd and drain-source capacitor C ds , the 18-element small signal distributed model in [26] is used to extract C gd and C ds . When the gate quiescent bias voltage is fixed at −3.2 V and the drain-source voltage is swept from 0 V to 80 V, the extracted C gd and C ds are plotted in Fig. 11 , which indicates that C gd is a strong function of the drain-source voltage, whereas C ds is linear, in other words, weekly voltage dependent. For DLM PAs, as OPBO increases, the amplitude of drain-source voltage is varied in a range marked as the dotted ellipse shown in Fig. 12 . In the dotted ellipse region, C gd is not going to change very much. As C out is composed of C gd and C ds [25] , the average capacitance C avg is used to represent the nonlinear C out without loss of generality [23] , and C avg can be obtained using a simple time-domain de-embedding method [27] . The simulated dynamic load-lines of four chosen load impedances are given in Fig. 12 . As the output power declines from 40.8 dBm to 34.9 dBm, C avg is reduced from 1.29 pF to 1.1 pF. The small changes in C avg can be attributed to the little variation of drain-source voltage across C gd . As a result, the tradeoff value 1.22 pF of C out in [28] is valid to do the deembedding. Then, the device output capacitance C out , bond wire inductor L bw and microstrip transmission line TL 1 are de-embedded by using Focus Load Pull Explore software, and the measured plane is moved to the CGP.
The load-pull transistor characterization data of GaN device CGH60015D with V DC = 28 V and a drain quiescent current I dsq = 14 mA is obtained at 2.0 GHz. I dsq is selected as 14 mA due to the soft turn-on characteristic of practical transistor [19] , [20] . The color maps of measured output power (P out ) and drain efficiency (η) with different input power (P in ) at the CGP by Load Pull system are given in Fig. 13 . To validate the proposed design space, we choose the load impedances at the OPBO range of 6 dB from Fig. 13 with input power from 22.2 dBm to 28.2 dBm, marked as the circle and square symbols, according to the analytical solution based on (13) with solid line and the analytical solution based on [14] with dashed line, as shown in Fig. 14 . These two solid and dashed lines are also given Fig. 15(a) . Based on the chosen load impedances in Fig. 14 , the corresponding normalized load impedance Z int,F /R Bopt (Z int,F = R int,F +j * X int,F ) and the drain efficiency (η) versus output power are plotted out, as shown in Fig. 15 . The chosen load impedances based on (13) maintain η > 60% at OPBO = 0 ∼ 6 dB. However, for the chosen load impedances based on [14, eq. (4) ], η declines 8% and 5% at OPBO = 4 dB and 6 dB, respectively, which indicates that the design space proposed in (13) and (14) is the optimal analytical solution and the design space proposed in [14, eq. (4) ] is the suboptimal analytical solution. This conclusion is also consistent with the results in Fig. 4 . Furthermore, by comparing Fig. 4 , Fig. 13 and Fig. 14 , the reliability of proposed design space of DLM PAs based on the Pedro load-line model in Section III is also validated [14] .
As the reported works in [6] - [11] and [14] have designed the varactor-based tunable matching network at the EP or package plane, we need to assess the proposed analytical design space in the same manner. The packaged GaN device CGH40010F provided by Cree Inc., contains a bare-chip GaN device CGH60015D. Based on the approximated equivalent network of device output parasitics for GaN device CGH40010F in [28] , the proposed design space in Fig. 4 is mapped from the CGP to the package plane, as shown in Fig. 16 . It indicates that the analytical solution based on (13) at the package plane is not a reactive trajectory, but a combination of resistive and reactive trajectory. If the combination of resistive and reactive trajectory is implemented, the color maps of calculated normalized output power P out /P max and drain efficiency η in Fig. 16 indicate that high efficiency can be maintained at OPBO. As the proposed impedance tuner topology in [29] provides a wide range of load impedances, it can be easily used to design the varactorbased tunable matching network for performing the analytical design space proposed in (13) and (14) . Therefore, a PA demonstrator is not repeated in this section. In addition, the focus of impedance tuner design is to minimize the insertion losses (IL). High IL can result in a marked decrease in power added efficiency (PAE), such as the 0.8−dB IL results in PAE decline more than 10% [14] .
VI. CONCLUSION
Analytical design space of DLM PAs including the Class-A/B/J continuum is developed by introducing the biasing operation factor ρ into LM continuous Class-B/J PA theory based on the Pedro load-line model. Because the available value range of ρ is limited, the DLM PAs operating from Class-B/J mode to deep Class-AB mode is worth studying. Compared with the proposed method in [6] - [11] , the proposed analytical design space in this work can give a simple and effective way to determine the load impedance trajectory and avoid lots of experiments to obtain load-pull transistor characterization data or draw the contour plots of DLM PAs' design space. Compared with [13] , [14] , the proposed analytical design space in (13) and (14) can give an optimal solution to design DLM PAs. Besides, the developed method in Section IV gives infinite sub-optimal solutions. On account of introduced ''continuous mode'' concept, the proposed analytical design space in this work might provide potential theoretical guidance for engineers to design wideband DLM PAs.
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